



Jessen 7-1-4

*Election
#5/A
Jessen
11/21/02*

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Application of:

Group Art Unit: 2822

Scott Jessen, *et al.*

Examiner: Maria F. Guerrero

Serial No.: 09/966,157 ✓

Filed: 09/28/2001

Title: MASK LAYER AND INTERCONNECT
STRUCTURE FOR DUAL DAMASCENE
SEMICONDUCTOR MANUFACTURING

RECEIVED
NOV 19 2002
TECHNOLOGY CENTER 2800

Commissioner for Patents
Box Fee Amendment
Washington, DC 20231

RESPONSE

The paper is submitted in response to the Office Action mailed June 6, 2002, for which a response was due by July 6, 2002.

RESTRICTION

The Applicant herein responds to the restriction requirement in the above-reference Office Action wherein the Applicant restricts the application to claims 6 through 20 for the purpose of examination. Applicant makes this restriction with traversal, which is set forth in detail in the below Remarks.

AMENDMENT

Please add the following claims:

*A1
Sub 047*
21. (Added) A method for the fabrication of a semiconductor device including a wafer substrate having a dielectric material formed over a metallization layer formed over said wafer substrate, comprising the steps of:

11/18/2002 AOSMAN1 00000039 09966157

01 FC:1254
02 FC:1201
03 FC:1202

1440.00 OP
84.00 OP
162.00 OP